



CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail No. EG565934796 US

I hereby certify that the below identified Application and attached documents, pursuant to 37 C.F.R. §1.10, are being deposited as "Express Mail" this date with the United States Postal Service in an envelope addressed to Assistant Commissioner for Patents, Box PATENT APPLICATION, Washington D.C. 20231, on

Date: March 3, 1997

By

Signature of person depositing Express Mail

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UTILITY PATENT APPLICATION

Applicant(s): Yuichi HASHIMOTO
Touru KAKIAGE
Masato SUZUKI
Yoshiaki KASUGA
Jyunichi YASUI

Docket No.: 28569.0700

FOR: METHOD OF TRANSFERRING
DATA THROUGH BUS AND BUS
MASTER CONTROL DEVICE

Assistant Commissioner for Patents
Box PATENT APPLICATION
Washington, D.C. 20231

Sir:

Herewith is the above-identified **utility** patent application, including:

- [X] Declaration
- [X] Abstract
- 32 Pages of Specification (only specification and claims)
- [] Specification in non-English language
- 10 Numbered claim(s)
- 5 Sheet(s) of drawing: [] informal [X] formal Size: [X] A4 [] 14" [] other
- [] This is a filing under 37 C.F.R. §1.47 (Petition attached)
- [X] Attached is an Assignment with required Recordation Form Cover Sheet
- [X] Priority is hereby claimed under 37 C.F.R. §1.55 and 35 U.S.C. §119 based on prior foreign application(s) No(s) 8-045760 filed in Japan on March 4, 1996. Certified copy (copies) [X] attached; [] already filed on _____ in U.S., Serial No. _____, filed _____
- [] Attached: Verified Statement(s) establishing "small entity" status under 37 C.F.R. §§1.9 and 1.27
- [] Attached: Information Disclosure Statement pursuant to 37 C.F.R. §§1.97-1.98
- [] Attached: Form PTO No. 1449

- [] Attached: Preliminary Amendment
[X] Attached: Snell & Wilmer's Check No. 22657 in the amount of \$810.00

FILING FEE CALCULATION

Basic Fee:									\$770.00
Total Effective Claims	10	minus	20	=	0	x	\$ 22.00	=	0.00
Independent Claims	2	minus	3	=	0	x	\$ 80.00	=	0.00
If any proper multiple dependent claim is present, (ignore improper) add:						+	\$260.00	=	N/A
							Subtotal	=	770.00
If "small entity" status box above is checked, enter half (1/2) of Subtotal and subtract						-			
							TOTAL FILING FEE	=	770.00
If "non-English" box above is checked, add 37 C.F.R. §1.17(k) processing fee:						+	\$130.00		N/A
If "assignment" box is checked, add recording fee:						+	\$ 40.00		40.00
If "37 C.F.R. §1.47" box above is checked, add Petition fee (per 37 C.F.R. §1.17(h)):						+	\$130.00		N/A
							TOTAL FEE ENCLOSED	=	<u>810.00</u>

This statement does NOT authorize charge of the issue fee. The Commissioner is hereby authorized to charge any other fee specifically authorized hereafter, or any **deficiency** in the fee(s) filed, or asserted to be filed, or which should have been filed herewith or concerning any paper filed hereafter, and which may be required under 37 C.F.R. §§1.16-1.18 (**deficiency** only) now or hereafter relative to this application and the resulting official document under 37 C.F.R. §1.20, or credit any overpayment to **Account No. 19-2814** for which purpose a duplicate copy of this sheet is attached.

Respectfully submitted,

By Michael K. Kelly - REG 38,631, FOR:
Michael K. Kelly
Reg. No. 32,848

SNELL & WILMER L.L.P.
One Arizona Center
400 East Van Buren
Phoenix, Arizona 85004-0001
(602) 382-6291



69392 U.S. PTO

08/808017



03/03/97

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail No. EG565934796 US

I hereby certify that the below identified Application and attached documents, pursuant to 37 C.F.R. §1.10, are being deposited as "Express Mail" this date with the United States Postal Service in an envelope addressed to Assistant Commissioner for Patents, Box PATENT APPLICATION, Washington D.C. 20231, on

Date: March 3, 1997

By

Signature of person depositing Express Mail

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**UTILITY PATENT APPLICATION**

Applicant(s): Yuichi HASHIMOTO
Touru KAKIAGE
Masato SUZUKI
Yoshiaki KASUGA
Jyunichi YASUI

Docket No.: 28569.0700

FOR: METHOD OF TRANSFERRING
DATA THROUGH BUS AND BUS
MASTER CONTROL DEVICE

Assistant Commissioner for Patents
Box PATENT APPLICATION
Washington, D.C. 20231

Sir:

Herewith is the above-identified **utility** patent application, including:

- ☒ Declaration
- ☒ Abstract
- 32 Pages of Specification (only specification and claims)
- ☐ Specification in non-English language
- 10 Numbered claim(s)
- 5 Sheet(s) of drawing: ☐ informal ☒ formal Size: ☒ A4 ☐ 14" ☐ other
- ☐ This is a filing under 37 C.F.R. §1.47 (Petition attached)
- ☒ Attached is an Assignment with required Recordation Form Cover Sheet
- ☒ Priority is hereby claimed under 37 C.F.R. §1.55 and 35 U.S.C. §119 based on prior foreign application(s) No(s). 8-045760 filed in Japan on March 4, 1996. Certified copy (copies) ☒ attached; ☐ already filed on _____ in U.S., Serial No. _____, filed _____
- ☐ Attached: Verified Statement(s) establishing "small entity" status under 37 C.F.R. §§1.9 and 1.27
- ☐ Attached: Information Disclosure Statement pursuant to 37 C.F.R. §§1.97-1.98
- ☐ Attached: Form PTO No. 1449

- [] Attached: Preliminary Amendment
[X] Attached: Snell & Wilmer's Check No. 22657 in the amount of \$810.00

FILING FEE CALCULATION

Basic Fee:							\$770.00
Total Effective Claims	10	minus	20	=	0	x \$ 22.00	= 0.00
Independent Claims	2	minus	3	=	0	x \$ 80.00	= 0.00
If any proper multiple dependent claim is present, (ignore improper) add:							+ \$260.00 = N/A
Subtotal							= 770.00
If "small entity" status box above is checked, enter half (1/2) of Subtotal and subtract							-
TOTAL FILING FEE							= 770.00
If "non-English" box above is checked, add 37 C.F.R. §1.17(k) processing fee:							+ \$130.00 = N/A
If "assignment" box is checked, add recording fee:							+ \$ 40.00 = 40.00
If "37 C.F.R. §1.47" box above is checked, add Petition fee (per 37 C.F.R. §1.17(h)):							+ \$130.00 = N/A
TOTAL FEE ENCLOSED							= <u>810.00</u>

This statement does NOT authorize charge of the issue fee. The Commissioner is hereby authorized to charge any other fee specifically authorized hereafter, or any **deficiency** in the fee(s) filed, or asserted to be filed, or which should have been filed herewith or concerning any paper filed hereafter, and which may be required under 37 C.F.R. §§1.16-1.18 (**deficiency** only) now or hereafter relative to this application and the resulting official document under 37 C.F.R. §1.20, or credit any overpayment to **Account No. 19-2814** for which purpose a duplicate copy of this sheet is attached.

Respectfully submitted,

By Michael K. Kelly REG 38,631, FOR:
Michael K. Kelly
Reg. No. 32,848

SNELL & WILMER L.L.P.
One Arizona Center
400 East Van Buren
Phoenix, Arizona 85004-0001
(602) 382-6291



P14452

METHOD OF TRANSFERRING DATA THROUGH BUS
AND
BUS MASTER CONTROL DEVICE

00000001 00000000



BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION:

5 The present invention relates to a method of transferring data through a bus and a bus master control device used in an information processing unit.

2. DESCRIPTION OF THE RELATED ART:

10 A DMA (Direct Memory Access) controller is a control device used for performing high-speed data transfers directly between peripheral units (e.g., a memory, an I/O (Input/Output) device) connected to a common bus without involving the CPU.

15 Figures 5A to 5D are schematic diagrams each illustrating a conventional data transfer method using a DMA controller with each hexagonal block representing a single data transfer operation (e.g., a data transfer operation performed for a single word in one cycle). The data transfer operations are performed successively from left to right in the figures. The bus master at each data transfer operation is indicated inside the corresponding block. A bus master is a device which is controlling the current data transfer while occupying the bus. For example, the CPU or the DMA controller may be a bus master. In Figures 5A to 5D, the label "DMA" indicates that the DMA controller is occupying the bus as the bus master at the time, whereas "Other" indicates that a bus master other than the DMA controller (e.g., the CPU) is occupying the bus as the bus master at the time.

Figure 5A illustrates the "burst-mode transfer

method" where the bus remains occupied by the DMA controller from activation of a DMA transfer operation to completion of the DMA transfer operation. Accordingly, during burst-mode transfer operations, another device
5 (e.g., the CPU) must wait for a long time until the DMA transfer is completed before it may serve as the bus master and transfer data to and from the memory through the bus. In order to eliminate this long wait during burst-mode transfer operations, there have been proposed
10 other data transfer methods as shown in Figures 5B, 5C and 5D.

Figure 5B illustrates a "word-by-word transfer method" wherein the bus master occupying the bus is forcibly
15 switched between the DMA controller and another device after each one-word data transfer. Figure 5C illustrates a "cycle-steal transfer method" where the DMA controller serves as the bus master for DMA transfers only when the bus is not occupied by the other device
20 serving as the bus master. Figure 5D illustrates a "timer interruption transfer method" where the bus master occupying the bus is switched between two devices by interrupts generated at predetermined intervals based on a timer. In the timer interruption transfer method, the
25 DMA controller performing a DMA transfer is forced to discontinue the DMA transfer when the interrupt is generated after a predetermined period of time. The predetermined period of time runs from the activation of the DMA transfer. Once the DMA transfer is forced to
30 discontinue, the other device serves as the bus master and occupies the bus. When another interrupt is generated after the predetermined time, the other device is forced to discontinue serving as the bus master and

release the bus so that the DMA controller again can serve as the bus master and resume the interrupted DMA transfer.

5 For data transfers (e.g., DMA transfers) in a system where a plurality of devices which can serve as bus masters share a common bus, there has been a demand for improving the transfer efficiency for both the DMA controller and the other devices.

10 In the "word-by-word transfer method", however, the DMA transfer operations cannot be performed successively. Therefore, this method cannot be used to access a memory employing a high-speed transfer mode (e.g., the
15 page mode of a DRAM). This results in a very poor DMA transfer efficiency.

20 In the "cycle-steal transfer method", besides the above-noted problem, the other devices serving as bus masters may occupy the bus for a long time during which the DMA controller cannot access the bus. In such a case, the DMA controller has to wait for a long time until it is allowed to perform a DMA transfer and, therefore, the DMA transfer may not be completed within
25 a predetermined period of time.

30 In the "timer interruption transfer method", a first device currently serving as the bus master (i.e., occupying the bus) is forcibly switched to a second device (to act as the bus master) upon a timer-based interrupt even at an undesirable time for the first device currently occupying the bus. This also results in a poor data transfer efficiency.

SUMMARY OF THE INVENTION

According to one aspect of this invention, a method of transferring data through a bus includes the steps of: occupying the bus by a first device serving as a bus master; transferring a first predetermined number of data items of all data items to be transferred while the first device is occupying the bus; determining if the first predetermined number of data items have been transferred; determining if the first device should release the bus based on whether or not there is a request from a second device after it is determined that the first predetermined number of data items have been transferred; and releasing the bus by the first device when it is determined that the first device should release the bus.

In one embodiment of the invention, the method of transferring data through a bus further includes the steps of: occupying the bus by the second device serving as the bus master after the first device releases the bus; releasing the bus by the second device after the second device completes access to the bus; occupying the bus again by the first device after the second device releases the bus; and transferring a second predetermined number of data items subsequent to the first predetermined number of the data items which have been transferred while the first device is occupying the bus again.

In another embodiment of the invention, the method of transferring data through a bus further includes the step of, when it is determined that the first device should not release the bus, transferring by the first device a second predetermined number of data items

subsequent to the first predetermined number of the data items which have been transferred while the first device continues to occupy the bus.

5 In still another embodiment of the invention, the method of transferring data through a bus further includes the steps of: determining if all the data items to be transferred have been transferred; and releasing the bus after it is determined that all the data items to be
10 transferred have been transferred.

 In still another embodiment of the invention, the first device is a DMA controller; and the second device is a CPU.
15

 According to another aspect of this invention, a bus master control device for controlling an operation of a bus master for transferring data through a bus includes: bus occupation request means for outputting a
20 signal requesting to occupy the bus in response to a data transfer request; data transfer means for transferring a first predetermined number of data items of all data items to be transferred while the bus master is occupying the bus; and bus release instruction means for outputting
25 a signal instructing to release the bus after the first predetermined number of data items have been transferred.

 In one embodiment of the invention, the bus occupation request means outputs again the signal requesting to occupy the bus after the bus release instruction means outputs the signal instructing to release the bus. The data transfer means transfers a second predetermined number of data items subsequent to the first
30

000000017 030337

predetermined number of the data items which have been transferred while the bus master is occupying the bus again.

5 In another embodiment of the invention, the bus release instruction means outputs the signal instructing to release the bus after all the data items to be transferred have been transferred.

10 In still another embodiment of the invention, the data transfer means includes: a first counter for counting a number of data items which have been transferred out of the first predetermined number of data items; and first determination means for determining if the first
15 predetermined number of data items have been transferred based on an output from the first counter.

20 In still another embodiment of the invention, the data transfer means includes: a second counter for counting a number of data items which have been transferred out of all the data items to be transferred; and second determination means for determining if all the data items to be transferred have been transferred based
25 on an output from the second counter.

30 In accordance with the present invention having such a configuration, after a predetermined number of data items are transferred by the first device serving as the bus master, the first device releases the bus according to the presence of a request from the second device. Therefore, the second device does not have to wait for a long time to serve as the bus master even when the first device is performing a data transfer.

After the second device releases the bus, the first device occupies the bus again as the bus master and transfers a predetermined number of data items subsequent to the predetermined number of data items which have been previously transferred. By transferring a predetermined number of data items at a time as described above, the data transfer efficiency is improved for the first device.

Thus, the invention described herein makes possible the advantages of: (1) providing a method of transferring data where, a first device serving as the bus master can occupy the bus until a predetermined number of data items are successively and completely transferred (e.g, in a DMA transfer), while the other device does not have to wait for a long time to perform a data transfer, thereby improving data transfer efficiency for both devices; and (2) providing a bus master control device which also realizes the above effects.

These and other advantages of the present invention will become apparent to those skilled in the art upon reading and understanding the following detailed description with reference to the accompanying figures.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram showing an information processing unit employing a DMA controller according to an example of the present invention.

Figure 2 is a block diagram showing the DMA controller according to the example of the present

invention.

Figures 3A and 3B are schematic diagrams each illustrating an exemplary operation of a DMA transfer according to the example of the present invention.

Figure 4 is a timing diagram for illustrating the first subset transfer in Figures 3A and 3B according to the example of the present invention.

Figures 5A to 5D are schematic diagrams each illustrating an operation of a conventional DMA controller.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, an example of the present invention will be described with reference to Figures 1 to 4.

Figure 1 is a block diagram showing a configuration of an information processing unit 408. The information processing unit 408 includes a CPU 401, a peripheral unit 404, a DMA controller 11 and a bus controller 9. The CPU 401, the peripheral unit 404 and the bus controller 9 are connected to one another via an internal bus 406. The information processing unit 408 is connected to an external memory 405 via the bus controller 9 and an external bus 407. Reference numeral 301 denotes a CPU transfer request signal output to the bus controller 9 by the CPU 401 requesting occupation over the internal bus 406 and the external bus 407, whereas 101 denotes a DMA transfer activation request signal output to the DMA controller 11 by the peripheral unit 404 requesting a DMA

transfer. As will be described later, the DMA controller 11 and the bus controller 9 are connected to each other via lines for carrying control signals and addresses.

5 The CPU 401 is a central processing unit for performing arithmetic operations and for controlling the whole process of the information processing unit 408. The peripheral unit 404 performs a specified group of processes based on instructions from the CPU 401. The
10 peripheral unit 404 is typically an external memory device (e.g., a hard disk drive or an optical disk drive), a printer or the like. The bus controller 9 controls access to the internal bus 406 and the external bus 407, with the CPU 401 and the DMA controller 11 being
15 devices which may serve as the bus master. When these devices request occupation over the internal bus 406 and the external bus 407, the bus controller 9 arbitrates between the devices 401 and 11 and determines which one of the devices 401 and 11 is to occupy the bus as the bus
20 master. The DMA controller 11 controls data transfers (i.e., DMA transfers) performed directly between the peripheral unit 404 and the external memory 405 without involving the CPU 401 based on a request from the peripheral unit 404.

25

Figure 2 is a block diagram showing the configuration of the DMA controller 11.

30 The DMA controller 11 includes a source address register 1a, a destination address register 1b and an address generation section 7. The source address register 1a stores a source address for a DMA transfer operation, whereas the destination address register 1b stores

5 a destination address for a DMA transfer operation. An
output signal from the source address register 1a and an
output signal from the destination address register 1b
are input to the address generation section 7. A read
acknowledge signal 106 and a write acknowledge signal 110
10 output from the bus controller 9 are input to the address
generation section 7. The read acknowledge signal 106
indicates that the bus controller 9 has accepted a DMA
transfer request and has begun to read out data to be
transferred by a DMA transfer. The write acknowledge
signals 110 indicates that the bus controller 9 has begun
to write data to be transferred by a DMA transfer. The
address generation section 7 reads out the contents of
the source address register 1a and the destination
15 address register 1b as data transfer start addresses, and
outputs the data transfer start addresses to the bus
controller 9 as a source address 105a and a destination
address 105b. Then, based on the read acknowledge signal
106 and the write acknowledge signals 110, the address
20 generation section 7 updates the address from which data
is to be read out next and the address into which the
data is to be written next, and outputs the updated
addresses to the bus controller 9 as the source address
105a and the destination address 105b. Thus, a predeter-
25 mined number of data items are transferred successively.

The DMA controller 11 further includes a transfer
count register 2 and a subset transfer count register 3.
The transfer count register 2 stores the number of DMA
30 transfer operations to be performed. The subset transfer
count register 3 stores a predetermined number as the
number of data items to be transferred in a single subset
transfer. The DMA controller 11 intermittently transfers

all data items to be transferred by a DMA transfer by transferring a data subset including the predetermined number of data items at a time. In this specification, a "subset transfer" is referred to as an operation of successively transferring a data subset including a predetermined number of data items while the bus is being occupied by the bus master.

The DMA controller 11 further includes counters 4 and 5 and a decrementor 6. The counter 4, which is reset at the beginning of a subset transfer, counts the read acknowledge signal 106 input from the bus controller 9. Thus, the counter 4 indicates the number of data items which have been read out from the respective source addresses out of the predetermined number of data items to be transferred in a single subset transfer. The counter 5, which is also reset at the beginning of the subset transfer, counts a transfer completion signal 102 input from the bus controller 9. The transfer completion signal 102 is output from the bus controller 9 indicating that a single DMA transfer operation for a single data item is completed. Thus, the counter 5 indicates the number of data items which have been written into the respective destination addresses (i.e., the number of data items for which the transfer operation has been completed) out of the predetermined number of data items to be transferred in a single subset transfer. The transfer completion signal 102 is also input to the transfer count register 2 and the decrementor 6. Each time the transfer completion signal 102 is asserted, the decrementor 6 decrements the output value from the transfer count register 2 by one and outputs the resultant value to the transfer count register 2. Thus, the

number of data items which have been transferred out of the number of all the data items to be transferred is counted by the transfer count register 2 and the decrementor 6. Consequently, the number of the remaining data items to be transferred is stored in the transfer count register 2.

The DMA controller 11 further includes a DMA transfer control section 8 for controlling DMA transfers. The DMA transfer control section 8 receives as inputs the DMA transfer activation request signal 101, the read acknowledge signal 106, the write acknowledge signals 110, the transfer completion signal 102, an output signal 108 from the counter 4, an output signal 109 from the counter 5, an output signal 111 from the subset transfer count register 3 and an output signal 112 from the transfer count register 2, and the DMA transfer control section 8 outputs an entire transfer completion signal 103 and a DMA transfer request signal 104. The DMA transfer control section 8 asserts the DMA transfer request signal 104 to the bus controller 9 in response to the DMA transfer activation request signal 101 from the peripheral unit 404, thus requesting bus occupation. Based on the output signal 108 from the counter 4, the output signal 109 from the counter 5 and the output signal 111 from the subset transfer count register 3, the DMA transfer control section 8 determines if all the predetermined number of data items to be transferred in a single subset transfer have been transferred. When it is determined that the predetermined number of data items have been transferred, the DMA transfer control section 8 terminates the assertion of the DMA transfer request signal 104 to the bus controller 9, thus instructing bus

release. The DMA transfer control section 8 determines if all the data items to be transferred have been transferred based on the output signal 112 from the transfer count register 2. When it is determined that all the data items to be transferred have not been transferred, the DMA transfer control section 8 asserts the DMA transfer request signal 104 again to the bus controller 9 after completion of the current subset transfer, thus requesting to occupy the bus again and similarly control the subsequent subset transfer. When it is determined that all the data items to be transferred have been transferred, the DMA transfer control section 8 terminates the assertion of the DMA transfer request signal 104 to the bus controller 9, thus instructing bus release.

Based on the DMA transfer request signal 104 from the DMA transfer control section 8 and the CPU transfer request signal 301 from the CPU 401, the bus controller 9 arbitrates between the DMA controller 11 and the CPU 401 to determine which one of the devices 11 and 401 is to occupy the internal bus 406 and the external bus 407 as the bus master. When it is determined that the DMA controller 11 is to occupy these buses, the bus controller 9 outputs the source address 105a and the destination address 105b output from the address generation section 7 of the DMA controller 11 to the external bus 407 and internal bus 406, respectively, (or the source address 105a and the destination address 105b to the internal bus 406 and the external bus 407, respectively,) thus controlling read and write operations. The bus controller 9 outputs to the DMA controller 11 the read acknowledge signal 106 indicating that a read operation has begun,

and the write acknowledge signal 110 indicating that a write operation has begun.

Hereinafter, the operation of the DMA controller 11 will be described referring to Figures 3A, 3B and 4.

Figures 3A and 3B are schematic diagrams each illustrating an exemplary operation of the DMA controller 11. As in Figures 5A to 5D, data transfer operations are successively performed from left to right in the figures with each hexagonal block representing a single data transfer operation, and the current bus master at each data transfer operation being indicated inside the corresponding block. In Figures 3A and 3B, 12 data items are intermittently transferred through three subset transfers with four data items being transferred in each subset transfer. During intervals between two sequential subset transfers, the bus is occupied by the CPU 401. After all the 12 data items are transferred, the DMA controller 11 releases the bus so that the CPU 401 can occupy the bus thereafter.

Figure 3A shows a case where the CPU 401 occupies the bus for one cycle between each two subset transfers performed by the DMA controller 11. Herein, the period of bus occupation by the CPU 401 is not limited to one cycle as in Figure 3A but, in fact, the CPU 401 may occupy the bus as long as required. Nevertheless, the CPU 401 typically needs to occupy the bus continuously for only a short time. Therefore, soon after the DMA controller 11 releases the bus to the CPU 401, the DMA controller 11 can regain bus occupation and start transferring a subset of four data items subsequent to the

previous subset of four data items.

Figure 3B shows a case where the CPU 401 occupies the bus for three cycles between the first and second subset transfers. Since the CPU 401 is not requesting bus occupation after the second subset transfer, the DMA controller 11 retains bus occupation and transfers the subsequent data subset.

In both cases, the number of data items to be transferred in a single subset transfer is constant.

Figure 4 is a timing chart for illustrating the first subset transfer in Figures 3A and 3B. Figure 4 shows the following signals for cycles t0 to t14 based on the clock, in this order: a clock signal which serves as the basis for operation timings for the information processing unit 408; the DMA transfer activation request signal 101; the DMA transfer request signal 104; the read acknowledge signal 106 output from the bus controller 9 to the DMA transfer control section 8 indicating acceptance of a DMA transfer request and beginning of a read operation; the output signal 108 from the counter 4; the write acknowledge signal 110 output from the bus controller 9 to the DMA transfer control section 8 indicating beginning of a write operation; the transfer completion signal 102 output from the bus controller 9 to the DMA transfer control section 8 indicating completion of a single transfer operation for transferring a single data item; the output signal 109 from the counter 5; the transfer count register 2; the source address 105a; the destination address 105b; the CPU transfer request signal 301; the external bus 407; and the internal bus 406.

It should be noted that the DMA transfer activation request signal 101 and the CPU transfer request signal 301 are active-high signals which are asserted when high, whereas the DMA transfer request signal 104, the read acknowledge signal 106, the write acknowledge signal 110 and the transfer completion signal 102 are active-low signals which are asserted when low.

Next, the operation of the DMA controller 11 transferring data from the external memory 405 to the peripheral unit 404 in the above-described information processing unit 408 will be described for each cycle. Herein, three subset transfers are performed to transfer 12 data items from addresses #1000 to #1011 in the external memory 405 to addresses #2000 to #2011 in the peripheral unit 404 with a subset of four data items being successively transferred in a single subset transfer.

(Initial Processes)

First, based on an instruction from the CPU 401 or other external units, the DMA transfer control section 8 sets the source address register 1a to "1000" which is to be the source address, and the destination address register 1b to "2000" which is to be the destination address, and sets the transfer count register 2 and the subset transfer count register 3 to "12" and "4", respectively.

30

(cycle t0)

The peripheral unit 404 asserts the DMA transfer

activation request signal 101 to the DMA transfer control section 8 of the DMA controller 11.

(Cycle t1)

5

When detecting that the DMA transfer activation request signal 101 is high and asserted, the DMA transfer control section 8 outputs the DMA transfer request signal 104 (low) to the bus controller 9. Based on an instruction from the DMA transfer control section 8, the address generation section 7 reads out the values of the source address register 1a and the destination address register 1b, and outputs address #1000 as the source address 105a and address #2000 as the destination address 105b to the bus controller 9. The DMA transfer control section 8 also resets the counters 4 and 5.

(Cycle t2)

20

When detecting that the DMA transfer request signal 104 from the DMA transfer control section 8 is low, the bus controller 9 determines to allow the DMA controller 11 to occupy the bus because the CPU transfer request signal 301 is not asserted. The bus controller 9 begins to read out data from address #1000 in the external memory 405 through the external bus 407 and, simultaneously, outputs the read acknowledge signal 106 (low) to the DMA transfer control section 8.

30

(Cycle t3)

When detecting that the read acknowledge signal 106 (low) has been input, the address generation section

7 updates the source address 105a to the next address #1001 and outputs the updated source address 105a to the bus controller 9. The counter 4 counts the read acknowledge signal 106, thereby incrementing the value thereof to "1".

(Cycle t4)

Upon completion of the read operation from address #1000 through the external bus 407, the bus controller 9 begins to read out data from the next address #1001 in the external memory 405 and begins to write the data, which have been read out from address #1000 in the external memory 405, into address #2000 in the peripheral unit 404 through the internal bus 406. Simultaneously, the bus controller 9 outputs the read acknowledge signal 106 (low) and the write acknowledge signal 110 (low) to the DMA transfer control section 8.

(Cycle t5)

The address generation section 7 updates the source address 105a to the next address #1002 when detecting that the read acknowledge signal 106 (low) has been input, updates the destination address 105b to the next address #2001 when detecting that the write acknowledge signal 110 (low) has been input, and outputs the updated addresses to the bus controller 9. The counter 4 counts the read acknowledge signal 106, thereby incrementing the value thereof to "2". After the read acknowledge signal 106 and the write acknowledge signal 110 are received by the address generation section 7, the bus controller 9 resets these signals to be high again.

These signals are reset to be high at the same time in the subsequent data transfer operations, but will not be described hereinafter.

5 (Cycle t6)

10 Upon completion of the read operation from address #1001 through the external bus 407, the bus controller 9 begins to read out data from the next address #1002 in the external memory 405 and begins to write the data, which have been read out from address #1001 in the external memory 405, into address #2001 in the peripheral unit 404 through the internal bus 406. Simultaneously, the bus controller 9 outputs the read acknowledge signal 106 (low) and the write acknowledge signal 110 (low) to the DMA transfer control section 8. Upon completion of the write operation into address #2000 through the internal bus 406, the bus controller 9 sends the transfer completion signal 102 (low) to the DMA transfer control section 8.

(Cycle t7)

25 The address generation section 7 updates the source address 105a to the next address #1003 when detecting that the read acknowledge signal 106 (low) has been input, updates the destination address 105b to the next address #2002 when detecting that the write acknowledge signal 110 (low) has been input, and outputs the updated addresses to the bus controller 9. The counter 4 counts the read acknowledge signal 106, thereby incrementing the value thereof to "3", whereas the counter 5 counts the transfer completion signal 102, thereby

incrementing the value thereof to "1". Upon receipt of the transfer completion signal 102, the value "12" stored in the transfer count register 2 is decremented by one by the decrementor 6, and the resultant value is output to the transfer count register 2. Thus, a new value "11" is stored in the transfer count register 2.

(Cycle t8)

10 Upon completion of the read operation from address #1002 through the external bus 407, the bus controller 9 begins to read out data from the next address #1003 in the external memory 405 and begins to write the data, which have been read out from address #1002 in the external memory 405, into address #2002 in the peripheral unit 404 through the internal bus 406. Simultaneously, the bus controller 9 outputs the read acknowledge signal 106 (low) and the write acknowledge signal 110 (low) to the DMA transfer control section 8. Upon completion of the write operation into address #2001 through the internal bus 406, the bus controller 9 sends the transfer completion signal 102 (low) to the DMA transfer control section 8.

25 (Cycle t9)

30 The address generation section 7 updates the destination address 105b to the next address #2003 when detecting that the write acknowledge signal 110 (low) has been input, and outputs the updated addresses to the bus controller 9. The counter 4 counts the read acknowledge signal 106, thereby incrementing the value thereof to "4", whereas the counter 5 counts the transfer completion

signal 102, thereby incrementing the value thereof to "2". Upon receipt of the transfer completion signal 102, the value "11" stored in the transfer count register 2 is decremented by one by the decrementor 6, and the resultant value is output to the transfer count register 2. Thus, a new value "10" is stored in the transfer count register 2.

(Cycle t10)

10

Upon completion of the read operation from address #1003 through the external bus 407, the bus controller 9 begins to write the data, which have been read out from address #1003 in the external memory 405, into address #2003 in the peripheral unit 404 through the internal bus 406. Simultaneously, the bus controller 9 outputs the write acknowledge signal 110 (low) to the DMA transfer control section 8. Upon completion of the write operation into address #2002 through the internal bus 406, the bus controller 9 sends the transfer completion signal 102 (low) to the DMA transfer control section 8.

When detecting that the signal 111 from the subset transfer count register 3 and the signal 108 from the counter 4, which have been input to DMA transfer control section 8, match each other both having the same value "4", the DMA transfer control section 8 determines that a data subset including four data items have been all read out from the respective source addresses, thus terminating the assertion of the DMA transfer request signal 104 and instructing bus release.

(Cycle t11)

- 22 -

5 The counter 5 counts the transfer completion signal 102, thereby incrementing the value thereof to "3". Upon receipt of the transfer completion signal 102, the value "10" stored in the transfer count register 2 is decremented by one by the decrementor 6, and the resultant value is output to the transfer count register 2. Thus, a new value "9" is stored in the transfer count register 2.

10 (Cycle t12)

15 Upon completion of the write operation into address #2003 through the internal bus 406, the bus controller 9 sends the transfer completion signal 102 (low) to the DMA transfer control section 8.

 (Cycle t13)

20 The counter 5 counts the transfer completion signal 102, thereby incrementing the value thereof to "4". Upon receipt of the transfer completion signal 102, the value "9" stored in the transfer count register 2 is decremented by one by the decrementor 6, and the resultant value is output to the transfer count register 2. Thus, a new value "8" is stored in the transfer count register 2.

30 At this point of time, the CPU transfer request signal 301 from the CPU 401 is high, indicating that the CPU 401 is requesting bus occupation. As the bus controller 9 detects the CPU transfer request signal 301 from the CPU 401, the bus controller 9 performs an arbitration in bus occupation. Since the DMA controller

11 is not requesting bus occupation at this point of time with the DMA transfer request signal 104 being high, the bus controller 9 determines to allow the CPU 401 to occupy the bus at cycle t14.

5

(Cycle t14)

When detecting that the signal 111 from the subset transfer count register 3 and the signal 109 from the counter 5, which have been input to the DMA transfer control section 8, match each other both having the same value "4", the DMA transfer control section 8 determines that a data subset including four data items have been all written into the respective destination addresses. The DMA transfer control section 8 again outputs the DMA transfer request signal 104 (low) to the bus controller 9 in order to perform the second subset transfer. However, the bus controller 9 has detected the CPU transfer request signal 301 from the CPU 401 at cycle t13 and, as a result of the bus occupation arbitration, the bus controller 9 has allowed the CPU 401 to occupy the bus as the bus master from cycle t14 and has already activated a data transfer operation. This data transfer operation corresponds to the CPU's transfer between the first and second subset transfers in Figure 3A. Thus, the DMA transfer request signal 104 remains asserted by the DMA controller 11 and is accepted by the bus controller 9 after the CPU 401 releases the bus.

30

If there is no transfer request signal 301 from the CPU 401, the bus controller 9 accepts the DMA transfer request signal 104 at the cycle following cycle t14. In such a case, the DMA controller 11 consequently

retains bus occupation without releasing the bus and performs the subsequent subset transfer.

5 The first subset transfer is performed as described above while reading out data through the external bus 407 from addresses #1000 to #1003 in the external memory 405 and writing the data through the internal bus 406 into respective addresses #2000 to #2003 in the peripheral unit 404. Subsequently, the second subset transfer shown in Figures 3A and 3B begins when the CPU 401 releases the bus and the bus controller 9 detects the DMA transfer request signal 104 which has been asserted since cycle t14. The second subset transfer is performed similarly as the first subset transfer while reading out data through the external bus 407 from addresses #1004 to #1007 in the external memory 405 and writing the data through the internal bus 406 into respective addresses #2004 to #2007 in the peripheral unit 404. Similarly, the third subset transfer is performed while reading out data through the external bus 407 from addresses #1008 to #1011 in the external memory 405 and writing the data through the internal bus 406 into respective addresses #2008 to #2011 in the peripheral unit 404. At the time when the transfer completion signal 102 is asserted for the fourth time in the third subset transfer, the value of the transfer count register 2 is "0". When detecting that the output signal 112 from the transfer count register-2 is "0", the DMA transfer control section 8 determines that all the data items to be transferred have been transferred and outputs to the bus controller 9 the entire transfer completion signal 103 for instructing bus release, thus completing the entire transfer operation.

When a DMA data transfer is interrupted by a DRAM refresh operation having a higher priority, the bus may become unavailable for data transfer operations for some cycles. However, since completion of a subset transfer is determined based on the number of data items which have been transferred but not a period of time, the number of data items to be transferred in a subset transfer is always ensured.

Although, in the present example, four data items are transferred in a single subset transfer, the number of data items to be transferred in a single subset transfer is not limited to four. In fact, the number may be set to any appropriate value by setting the subset transfer count register 3 from the CPU 401 or an external unit.

Although the other device which is not the DMA controller 11 is the CPU 401 in the present example, the present invention functions substantially in the same manner with other units serving as the bus master. Moreover, the present invention may be applied to situations where more than two devices that may serve as bus masters coexist.

In the present example, the DMA controller 11 performs data transfers on the intermittent basis by transferring a data subset including a predetermined number of data items at a time. However, the intermittent data transfers may be performed by the CPU 401 while the DMA controller 11 transfers data during intervals between subset transfer operations performed by the CPU 401.

- 26 -

5 In the present example, completion of a single
subset transfer is detected when it is determined that
the data subset have been read out from the corresponding
source addresses based on the signal 111 from the subset
transfer count register 3 and the signal 108 from the
counter 4, thus terminating the assertion of the DMA
transfer request signal 104 and instructing bus release.
However, it is also applicable to detect the completion
of a single subset transfer when it is determined that
10 the data subset read out from the corresponding source
addresses have been written into the corresponding
destination addresses based on the signal 111 from the
subset transfer count register 3 and the signal 109 from
the counter 5, thus terminating the assertion of the DMA
15 transfer request signal 104 and instructing bus release.

As described above, in accordance with the
present invention, after a predetermined number of data
items are transferred by the first device currently
20 serving as the bus master, the first device releases the
bus according to the presence of a request from the
second device desiring to serve as the bus master in
order to occupy the bus. Therefore, the second device
does not have to wait for a long time to serve as the bus
25 master even when the first device currently serving as
the bus master is performing a data transfer of a large
amount of data.

After the second device releases the bus, the
30 first device occupies the bus again and transfers a
predetermined number of data items subsequent to the
predetermined number of data items which have been
previously transferred. Moreover, the number of data

items to be transferred in a subset transfer is always ensured. Therefore, the data transfer efficiency is improved for the first device serving as the bus master.

5 Unlike the conventional techniques, the first device currently occupying the bus as the bus master is not forcibly switched to release the bus to a second device based on a predetermined period of time during which the first device is allowed to continuously occupy
10 the bus. Therefore, the number of data items to be successively transferred in a single transfer operation can be ensured even when the period of time from the assertion of the DMA transfer activation request signal to the acceptance of the signal is not constant, or when
15 a DMA data transfer is interrupted by a DRAM refresh operation having a higher priority so that the bus may become unavailable for data transfers for some cycles. In the present invention, the number of data items to be successively transferred in a single subset transfer is
20 always ensured since completion of a data subset transfer is detected based on the number of data items which have been transferred but not on a time period. Data may be transferred more efficiently when each data transfer operation transfers a particular number of data items
25 (e.g., 8 bytes) so as to better correspond to the data processing procedures of the CPU or the peripheral unit. Moreover, data may be transferred even more efficiently when successively transferring, for example, 256-byte data being on the same page as in the high-speed page
30 mode of DRAMs. This is particularly the case where the present invention is most effectively embodied.

While the bus is being occupied by the second

device serving as the bus master, the second device is never forced to release the bus based on a time period. Therefore, the data transfer efficiency is also improved for the second device.

5

As described above, in accordance with the present invention, it is possible to provide a method of transferring data and a bus master control device where the data transfer efficiency can be improved for both devices which may serve as bus masters.

10

Various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be broadly construed.

15

20250417 103039Z

to claim 1, further comprising the step of, when it is determined that the first device should not release the bus, transferring by the first device a second predetermined number of data items subsequent to the first predetermined number of the data items which have been transferred while the first device continues to occupy the bus.

4. A method of transferring data through a bus according to claim 1, further comprising the steps of:

determining if all the data items to be transferred have been transferred; and

releasing the bus after it is determined that all the data items to be transferred have been transferred.

5. A method of transferring data through a bus according to claim 1, wherein:

the first device is a DMA controller; and

the second device is a CPU.

6. A bus master control device for controlling an operation of a bus master for transferring data through a bus, the device comprising:

bus occupation request means for outputting a signal requesting to occupy the bus in response to a data transfer request;

data transfer means for transferring a first predetermined number of data items of all data items to be transferred while the bus master is occupying the bus; and

bus release instruction means for outputting a signal instructing to release the bus after the first predetermined number of data items have been transferred.

000000017 00000000

7. A bus master control device according to claim 6, wherein:

the bus occupation request means outputs again the signal requesting to occupy the bus after the bus release instruction means outputs the signal instructing to release the bus; and

the data transfer means transfers a second predetermined number of data items subsequent to the first predetermined number of the data items which have been transferred while the bus master is occupying the bus again.

8. A bus master control device according to claim 6, wherein the bus release instruction means outputs the signal instructing to release the bus after all the data items to be transferred have been transferred.

9. A bus master control device according to claim 6, the data transfer means comprising:

a first counter for counting a number of data items which have been transferred out of the first predetermined number of data items; and

first determination means for determining if the first predetermined number of data items have been transferred based on an output from the first counter.

10. A bus master control device according to claim 9, the data transfer means comprising:

a second counter for counting a number of data items which have been transferred out of all the data items to be transferred; and

second determination means for determining if all the data items to be transferred have been transferred

08808017 030397
762000 708088

based on an output from the second counter.

A method of transferring data through a bus includes the steps of: occupying the bus by a first device serving as a bus master; transferring a first predetermined number of data items of all data items to be transferred while the first device is occupying the bus; determining if the first predetermined number of data items have been transferred; determining if the first device should release the bus based on whether or not there is a request from a second device after it is determined that the first predetermined number of data items have been transferred; and releasing the bus by the first device when it is determined that the first device should release the bus.

FIG. 1





FIG. 2







FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C





FIG. 5D



DECLARATION AND POWER OF ATTORNEY

As below named inventors, we each hereby declare: THAT my residence, post office address and citizenship are as stated below next to my name; THAT I verily believe I am one of the original, first and joint inventors of the invention entitled: METHOD OF TRANSFERRING DATA THROUGH BUS AND BUS MASTER CONTROL DEVICE, the specification of which:

☒ is attached hereto.

☐ was filed on _____ as Application Serial No. _____ and was amended on _____ (if applicable).

☐ and amended in the attached Amendment.

THAT I do not know and do not believe that this invention was ever known or used in the United States of America before my or our invention or discovery thereof, or patented or described in any printed publication in any country before my or our invention or discovery thereof, or more than one year prior to this application;

THAT the invention was not in public use or on sale in the United States of America for more than one year prior to this application;

THAT this invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months before this application;

THAT I have reviewed and understand the contents of the above identified specification, including the claim(s), as amended by any amendment referred to above;

THAT I acknowledge the duty to disclose information of which I am aware which is material to the examination of this application in accordance with 37 C.F.R. §1.56; and

THAT applications for patent or inventor's certificate on this invention or discovery which have been filed by me or my legal representatives or assigns in any country foreign to the United States of America are as follows (leave blank if none):

(a) none filed more than 12 months prior hereto, unless identified here:

_____, or

(b) earliest filed less than 12 months prior hereto, if any, the priority of which is hereby claimed under 35 U.S.C. §119. The foreign application(s) on which priority is claimed is (are):

Japan 8-045760; March 4, 1996
and other foreign applications having filing dates earlier than the application(s) on which priority is claimed are as follows: _____

And I hereby appoint, as my attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith and with the resulting patent, individually and collectively:

SNELL & WILMER L.L.P.

One Arizona Center

400 East Van Buren

Phoenix, Arizona 85004-0001

Tel. (602) 382-6000

Fax (602) 382-6070

(to whom all communications regarding the subject application are to be directed); and each attorney thereof named below with Registration Numbers, and of the same address:

Michael K. Kelly Reg. No. 32,848

Charles F. Hauff, Jr. Reg. No. 33,244

Daniel J. Noblitt Reg. No. 35,969

Sharon K. Coleman Reg. No. 39,146

Sherman O. Parrett Reg. No. 25,905

Kevin T. LeMond Reg. No. 35,933

Howard I. Sobelman Reg. No. 39,038

Please send all further correspondence to Snell & Wilmer L.L.P. at the foregoing address.

I declare further that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

- (1) Inventor's Signature Yuichi Hashimoto
Date February 17, 1997
Inventor's Name (typed) Yuichi HASHIMOTO
First Middle Initial Family Name
Citizenship Japan
Residence (City) Osaka-shi
(State/Foreign Country) Osaka Japan
Post Office Address 1-4-40-531, Nonaka-minami, Yodogawa-ku, Osaka-shi, 532
Osaka Japan Zip Code
- (2) Inventor's Signature Touru Kakiage
Date February 17, 1997
Inventor's Name (typed) Touru KAKIAGE
First Middle Initial Family Name
Citizenship Japan
Residence (City) Neyagawa-shi
(State/Foreign Country) Osaka Japan
Post Office Address 919-1, Uchiage, Neyagawa-shi, Osaka Japan 572
Zip Code

(3) Inventor's Signature Masato Suzuki
Date February 17, 1997
Inventor's Name (typed) Masato SUZUKI
First Middle Initial Family Name
Citizenship Japan
Residence (City) Toyonaka-shi
(State/Foreign Country) Osaka Japan
Post Office Address 2-1-15-301, Kita-midorigaoka, Toyonaka-shi, 560
Osaka Japan Zip Code

(4) Inventor's Signature Yoshiaki Kasuga
Date February 17, 1997
Inventor's Name (typed) Yoshiaki KASUGA
First Middle Initial Family Name
Citizenship Japan
Residence (City) Shiga-gun
(State/Foreign Country) Shiga-ken Japan
Post Office Address 1-1-140, Onokosei, Shiga-cho, Shiga-gun, 520-05
Shiga-ken Japan Zip Code

(5) Inventor's Signature Jyunichi YASUI
Date February 17, 1997
Inventor's Name (typed) Jyunichi YASUI
First Middle Initial Family Name
Citizenship Japan
Residence (City) Takatsuki-shi
(State/Foreign Country) Osaka Japan
Post Office Address 2-8, Saiwai-cho, Takatsuki-shi, Osaka Japan 569
Zip Code

SNELL & WILMER L.L.P.
One Arizona Center
400 East Van Buren
Phoenix, Arizona 85004-0001
(602) 382-6000